

Fig. 1

New LRU bits

2-MRU-3	N/C	N/C	1	0	Z/C	1	0	1	0	×
1-MRU-3 2-										
1-MRU-2	N/C	_	0	N/C	_	0	Z/C	×	1	0
0-MRU-3	-	Z/C	Z/C	0		_	×	Z/C	0	0
0-MRU-2	_	N/C	0	Z/C	-	×	_	0	Z/C	0
0-MRU-1	_	0	Z/C	N/C	×	1	-	0	0	N/C
Way Accessed	0	1	2	3	0,1	0,2	0,3	1,2	1,3	2,3

Fig. 2





Fig. 3

Function Unit Dispatch Pattern



Pipeline Timing Diagram Fig. 4

TOBEROW DIRECT

		_
5 0	XSTREAM 110111	XSTREAM 110111
11 10 6	00000	STX 00000
16 15 11	MASK	MASK
21 20 16	RT	RT
26 25 21	RS	RS
31 26	Special 0000000	Special 0000000

Masked Load/Store Instructions

Fig. 5

31 Byte Pattern Mask 0	31 Register Start Mask 0	End of Mask

LDX/STX Mask Registers

Fig. 6

XSTREAM 110111	KSTREAM 110111
×	
	×
Χo	× -
ADD 0001	SUBX 00011
·	
RD	RD.
RT	RT
SS.	83
- 0	- 8
pecii	Special 0000000
S 00	S 00
	Special RS RT RD ADDX 00000000 00010

Special Arithmetic Instructions

Fig.

5 0	XSTREAM 110111
10 6	SIESTA 00100
5 11	COUNT
31 26 25	O SPECIAL 000000

Siesta Instruction

Fig. 8

5 0	XSTREAM 110111	XSTREAM 110111
11 10 6 5	GETSPC 10000	FREESPC 10001
	RD	00000
21 20 16 15	00000	00000
26 25 21	RS	RS
31 26	Special 0000000	Special 0000000

PMU - Packet Memory Instructions

Fig. 9

0
PKTEXT 10010 PKTINS 10011 10101 KTDON 10100 KTMOV 10101 10110 PKTIPR 10111 PKTIPR 101110
16 15 11 10 00000 1 1 00000 P P 000000
RT R
26 25 21 RS
Special O000000 Special O0000000 Special O0000000 Special O0000000 Special O0000000 Special O0000000 Special O0000000 O0000000 O0000000 O00000000

PMU - Queuing System Instructions

5 0	XSTREAM 110111	XSTREAM 110111
11 10 6 5	RELEASE 11000	GETCTX 11001
	00000	RD
21 20 16 15	00000	00000
26 25 21	00000	RS
31 26	Special 0000000	Special 0000000

PMU - RTU Instructions

Fig. 11





Fig. 12

0	田
_	EXT
7	0
4 3	KSU
5	000
7	8
00	
15	IM
16	000000
23 22	A E B
	00000
29 28 27	050
29	
31	000


Status Register

Fig. 13



Cause Register

Fig. 14



Global Cause Register

F1g. 15

COMMENT CHOMO!

0	
9	GTIM
7	
15	MIT
16 1	
24 23	CNAIM
29 28 24	PMUIM
31 25	000

Extended Interrupt Mask Register

Fig. 16

_	
7	GTIP
15 8	IIP
24 23 16	CNAIP
29 28 24	PMUIP
31 29	000

_	
Local GTIP	Clear Selected Bits
Local TIP	Clear Selected Bits
Local CNAIP	No
Local PMUIP	Ñ
Read	Write

Extended Interrupt Pending Register


Fig. 17

7 0	GTIP
15 8	TIP
24 23 16	CNAIP
29 28 24	PMUIP
31 29	000

Deliver Selected Interrupts 00000000 Deliver Selected Interrupts Unrouted TIP Unrouted PMUIP Unrouted CNAIP % Š Read Write


Global Extended Interrupt Pending Register

Fig. 18




PMU/SPU Interface

Fig. 19



SIU/SPU Interface

Fig. 20



Performance Counter Interface Fig. 21




Fig. 22

	_
0	
D	
117	
17.1	
(7)	
(3)	
·D	
141	
21	
[3	
, See	
Ò	
1000 100m	
13	
1 1	

BEV	Cause	Virtual Address	Physical Address	Memory Type
1	Reset	BFC00000	01FC00000	uncached
1	TLB Refill	BFC00200	01FC00200	uncached
1	General	BFC00380	01FC00380	uncached
0	TLB Refill	80000000	0000000000	determined by KO
0	General	80000180	0000000180	determined by KO
0	XCInterrupt	80000480	0 000000480	determined by KO
0	Activation	(VA Configurab	le within the PMU)	

XCaliber Vectors

Fig. 23

Exceptions	Cause Code
Address Error - Instruction	4
Address Error - Data Load	4
Address Error - Data Store	5
TLB refill - Instruction	2
TLB invalid - Instruction	2
TLB refill - Data Load	2
TLB refill - Data Store	3
TLB invalid - Data Load	2
TLB invalid - Data Store	3
TLB modify - Data Store	1
Bus error - Instruction	6
Bus error - Data	7
Integer overflow	12
Trap	13
System Call	8
Breakpoint	9
Reserved instruction	10
Coprocessor unusable	11
Watch	23
Interrupt	0
XC Interrupt	0

List of Vector Exceptions

Context Number 3 2 31

Context Number Register

Fig. 25

3 2

31

KO

Config Register

179	Current State	SIU Input	Dispatched one instruction this cycle	Next State
	Run	Run	X	Run
W		Idle	X	Idle
152		Step	X	Stop
ijī.	Run Idle	Run	X	Run
\D		Idle	X	Idle
144		Step	X	Step
	Step	Run	X	Run
		Idle	X	Idle
		Step	0	Step
17		Step	1	Step_Idle
freise.	Step Idle	Run	X	Run
		Idle	X	Idle
		Step	X	Step_Idle

Operation of the OCI State Machine

Bit Value	Туре
000	Branch Not Taken
001	Branch Taken
010	JMP, ERET
011	Exception - TLB Refill
100	Exception - General Exception
101	Exception - Packet Load Exception
110	Exception - Extended Interrupt
111	Invalid

Fig. 28




Fig. 29